15 research outputs found

    Modelling Human Locomotion

    Get PDF
    This report is a coverage of my 16 weeks practical training at the Center for Sensori-Motor Interaction of the Aalborg University (Denmark). One of their research topics is on the ?eld of the biomedical modelling, where they want to answer the question of the functional behavior of the proprioceptive feedback system of the human body. A valid/good biomedical model could support their hypotheses which are results from different measurements. The original intention of the project was to build a complete walking lower body model to ?nd the reason for proprioceptive feedback during walking. In the middle of the project this original goal was a too high, because of the additional work of redesigning previous work of Huber [26]. The goal is adjusted to design the mechanical and muscle model and a well documented report, so a next project can continue immediately. The mechanical and muscle model appeared to work correct and are veri?ed with measured data. The forward activation of the muscle/mechanical model is not completely the same as expected. This is because the used method does not take co-activation of antagonistic muscle into account. For the continuation of this project a complete measured data set is necessary, because the veri?cation is not 100% valid. This performed veri?cation uses data that is not correlated in the sense that is measured at the same conditions and persons

    Fast, Accurate and Detailed NoC Simulations

    No full text
    Network-on-Chip (NoC) architectures have a wide variety of parameters that can be adapted to the designer's requirements. Fast exploration of this parameter space is only possible at a high-level and several methods have been proposed. Cycle and bit accurate simulation is necessary when the actual router's RTL description needs to be evaluated and verified. However, extensive simulation of the NoC architecture with cycle and bit accuracy is prohibitively time consuming. In this paper we describe a simulation method to simulate large parallel homogeneous and heterogeneous network-on-chips on a single FPGA. The method is especially suitable for parallel systems where lengthy cycle and bit accurate simulations are required. As a case study, we use a NoC that was modelled and simulated in SystemC. We simulate the same NoC on the described FPGA simulator. This enables us to observe the NoC behavior under a large variety of traffic patterns. Compared with the SystemC simulation we achieved a speed-up of 80-300, without compromising the cycle and bit level accuracy

    Implementation of a 2-D 8x8 IDCT on the Reconfigurable Montium Core

    Get PDF
    ABSTRACT This paper describes the mapping of a two-dimensional inverse discrete cosine transform (2-D IDCT) onto a wordlevel reconfigurable Montium R processor. This shows that the IDCT is mapped onto the Montium tile processor (TP) with reasonable effort and presents performance numbers in terms of energy consumption, speed and silicon costs. The Montium results are compared with the IDCT implementation on three other architectures: TI DSP, ASIC and ARM

    Energy-Efficient NoC for Best-Effort Communication

    No full text
    A Network-on-Chip (NoC) is an energy-efficient on-chip communication architecture forMulti-Processor System-on-Chip (MPSoC) architectures. In an earlier paper we proposed a energy-efficient reconfigurable circuit-switched NoC to reduce the energy consumption compared to a packetswitched NoC. In this paper we investigate a chordal slotted ring and a bus architecture that can be used to handle the best-effort traffic in the system and configure the circuitswitched network. Both architectures are compared on their latency behavior and power consumption. At the same clock frequency, the chordal ring has the major benefit of a lower latency and higher throughput. But the bus has a lower overall power consumption at the same frequency. However, if we tune the frequency of the network to meet the throughput requirements of control network, we see that the ring consumes less energy per transported bit
    corecore